Simulation of board level drop test for wafer level packages by GU JIE
  
SIMULATION OF BOARD LEVEL DROP TEST FOR 

































Simulation of Board Level Drop Test for 









Gu Jie  









A THESIS SUBMITTED 
 
FOR THE DEGREE OF MASTER OF ENGINEERING  
 
DEPARTMENT OF MECHANICAL ENGINEERING  
 










I like to express my gratitude to A/Prof. Lim Chwee Teck and Prof. Andrew A.O. Tay 
for providing valuable guidance and advice throughout this study.  
 
I am also thankful to my laboratory colleagues and friends for their kind help during 
my study and research work.  
 
Furthermore, I would like to thank NUS for giving me the opportunity to study in 
Singapore and A*Star Singapore for funding the research scholarship under the Nano 
Wafer Level Packaging program.  
 
Finally, I am thankful to my family members who have given me wonderful support 





M.Eng Dissertation                                       Table of Contents 
 ii
Table of Contents 
 
Acknowledgements .......................................................................................................i 
Table of Contents .........................................................................................................ii 
Summary......................................................................................................................vi 
List of Abbreviations ............................................................................................... viii 
List of Figures..............................................................................................................ix 
List of Tables ..............................................................................................................xii 
Chapter 1: Introduction ..............................................................................................1 
1.1 Background......................................................................................................1 
1.2 SSC and BON interconnects............................................................................2 
1.3 Objectives ........................................................................................................3 
1.4 Organization of thesis ......................................................................................3 
Chapter 2: Literature Review.....................................................................................5 
2.1 Experimental drop impact test .........................................................................5 
2.1.1 Product level test...................................................................................5 
2.1.2 Board level test .....................................................................................6 
2.1.3 Comparison between product – level and board – level test ..............10 
2.1.4 Dynamic material properties of interconnects ....................................10 
2.2 Modeling of drop test.....................................................................................11 
2.2.1 Interconnect failure analysis ...............................................................11 
2.2.2 Impact life prediction..........................................................................12 
 
M.Eng Dissertation                                       Table of Contents 
 iii
2.3 Methodology in the simulation of drop test...................................................14 
2.3.1 Submodeling technique used in impact problem................................14 
2.3.2 Use of shock test to mimic drop test condition...................................15 
2.3.3 Equivalent solder joint model .............................................................15 
2.3.4 Other models.......................................................................................16 
Chapter 3: Simulation of board level drop test.......................................................18 
3.1 Problem description .......................................................................................18 
3.2 Assumption made in the simulation...............................................................20 
3.3 Finite Element model.....................................................................................21 
3.3.1 Solver: ABAQUS/Explicit..................................................................21 
3.3.2 Constraint and Boundary Conditions..................................................23 
3.3.3 Initial conditions .................................................................................23 
3.3.4 Simulation time...................................................................................24 
3.3.5 Element in use.....................................................................................24 
3.3.6 Submodeling Technique .....................................................................25 
3.3.7 Method used in calculating stress components...................................25 
3.4 Mechanical response of the interconnects .....................................................26 
3.4.1 Importance of the peeling stress .........................................................27 
3.4.2 Use of PCB bending curvature ...........................................................27 
3.4.3 Location of critical solder column ......................................................30 
3.4.4 Effects of screw mounting configuration and package location.........31 
3.4.5 Effects of package size........................................................................32 
 
M.Eng Dissertation                                       Table of Contents 
 iv
3.4.6 Effects of PCB and chip thickness......................................................34 
3.4.7 Effects of drop height..........................................................................35 
3.5 Conclusions....................................................................................................36 
Chapter 4: The equivalent layer model ...................................................................37 
4.1 Why equivalent layer model ..........................................................................37 
4.2 Equivalent layer model description ...............................................................38 
4.3 Equivalent material properties for the equivalent models .............................41 
4.3.1 Equivalent out-of-plane Young’s modulus.........................................42 
4.3.2 Equivalent in - plane Young’s modulus..............................................43 
4.3.3 Equivalent Possion’s ratio...................................................................45 
4.3.4 Equivalent out-of-plane shear modulus ..............................................45 
4.3.5 Equivalent in - plane shear modulus...................................................47 
4.3.6 Equivalent density...............................................................................50 
4.4 Reliability of the equivalent layer model.......................................................50 
4.5 Discussion ......................................................................................................53 
4.5.1 Computational time and elements required ........................................53 
4.5.2 Size of critical area for HL models .....................................................54 
4.5.3 Modal analysis for different model.....................................................55 
4.5.4 Independence of equivalent layer model ............................................56 
4.5.6 Overall advantage of equivalent layer model .....................................57 
4.6 Conclusions....................................................................................................57 
Chapter 5: Modeling the drop impact response of SSC interconnects .................59 
 
M.Eng Dissertation                                       Table of Contents 
 v
5.1 Description of SSC interconnects ..................................................................59 
5.2 Equivalent material properties of SSC layer..................................................61 
5.3 Optimization of SSC interconnects................................................................65 
5.4 Conclusions....................................................................................................67 
Chapter 6: Modeling the drop impact response of BON interconnects................68 
6.1 Description of BON interconnects.................................................................68 
6.2 BON orientation.............................................................................................71 
6.3 Equivalent material properties of BON layer ................................................72 
6.4 Optimization of BON interconnects ..............................................................79 
6.5 Conclusions....................................................................................................82 
6.6 Comparisons between SSC and BON structures ...........................................82 
Chapter 7: Conclusions .............................................................................................84 
References...................................................................................................................86 
Appendix A: Material properties used in the computational simulation .....................93 
Appendix B: Thickness and Young’s modulus of upper and lower layer in three - point 
bend test .......................................................................................................94 
Appendix C: Stretched Solder Column geometry prediction ......................................98 
Appendix D: Plan views of seven BON orientations.................................................101 
 
 




Reliability of IC packages during drop impact is critical for portable electronic 
products. These packages are susceptible to interconnect failure when induced by 
mechanical shock and PCB (printed circuit board) bending during impact. Normally, 
portable products are designed to withstand a few accidental drops without resulting 
in major mechanical failure. In this study, the ABAQUS/EXPLICIT finite element 
software is used to perform the dynamic drop impact simulation.  
 
Currently, to satisfy the demands of increase in I/O (input/output) and decrease in 
package size, the number of interconnects in the package has also increased 
dramatically. As a result, this poses a great challenge to performing simulation as it is 
too time consuming and takes too much memory to model the huge numbers of 
interconnects. This research work presents Equivalent Layer models for performing 
simulation of the mechanical response of interconnects under drop impact. In these 
models, a 3D anisotropic continuum layer is used to represent the array of discrete 
interconnects, in order to save computational time and memory. A detailed model 
with a fine mesh is used as a benchmark to assess the accuracy of the simplified 
equivalent layer models. Numerical simulation results shows that the equivalent layer 
model can provide a good balance between accuracy and computational time. 
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By using these new equivalent models, two interconnect structures – SSC (Stretched 
Solder Column) and BON (Bed of Nail) under drop impact in wafer level packages 
are studied. Excellent correlations are obtained between the equivalent and detailed 
models in these two structures. It is shown that by using these new equivalent models, 
the model size and computational processing time can be greatly reduced, while 
maintaining the high accuracy of the results. 
 
This research work also examines the effects of PCB (printed circuit board) bending 
arising from different number of screws, chip locations, package size, PCB thickness, 
and drop height under drop impact. It is also found that the stress states induced in 
interconnects of IC packages is determined by PCB bending curvature. In addition, it 
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Chapter 1: Introduction 
 
1.1 Background 
Due to rapid development of electronics industry, many portable electronic products 
like cellular phone, MP3 player, thumb driver and digital cameras have become 
widely used. During the daily usage of these products, it is common for them to be 
subjected to accidental impacts such as drops onto hard surfaces. Therefore, portable 
products are designed to withstand a few accidental drops without resulting in major 
mechanical failure. 
 
These products are susceptible to interconnects failure when induced by mechanical 
shock and PCB bending during impact. Traditionally, board level reliability usually 
refers to the solder joint fatigue strength during a thermal cycling test. However, due 
to the increase in the use of electronic packaging in portable electronic products, 
board level solder joint reliability during drop impact is becoming a great concern to 
both IC chip and electronic product manufacturers.  
 
Validated drop test model is a valuable design analysis tool to optimize the drop test 
performance of packages, saving high cost, time, and manpower in performing the 
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1.2 SSC and BON interconnects 
The semiconductor industry is racing toward a historic transition – nano chips with less 
than 100nm features. Some of these chips will have several hundred million transistors, 
which require I/Os in excess of 10,000. The Nano Wafer Level Packaging (NWLP) 
Program, which is a collaborative research project between National University of 
Singapore, Institute of Microelectronics and Packaging Research Center, Georgia 
Institute of Technology, aims to provide packaging solutions for these chips. 
 
Two 100µ m pitch interconnects in Figure 1.1 are investigated in this thesis. They are: 
 Stretched Solder Column (SSC) – a relatively rigid interconnect made of solder 
 Bed of Nails (BON) – a compliant copper interconnect bonded directly to the chip 
on one end, and bonded to the substrate on the other end connected with solder 
 
Silion Chip
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1.3 Objectives 
This research work is to determine the mechanical response of different interconnect 
structures, such as BON and SSC, when subjected to drop impact. The objectives are: 
a) Using equivalent layer instead of detail interconnects to save computational time 
when doing the simulation 
b) Doing the structure optimization of BON and SSC interconnects to enhance their 
performance under drop impact 
 
Through this project, it is hoped that we will gain an insight into how the package size, 
drop height, interconnect structure, package location and screw location affect the 
stress contribution in interconnects. With this, an optimization design of interconnects 
in electronic packages under drop impact can be established. 
 
1.4 Organization of thesis 
First, the literature review in the next chapter will be given to introduce the previous 
work done on impact of electronic packaging on both the product and board level as 
well as modeling methodology. In Chapter 3, using straight solder columns as an 
example, various important factors, like package location, screw support situation, 
PCB thickness and drop height are studied, while the locations and stress states of 
critical interconnects are obtained. In Chapter 4, in order to simulate the big package 
size model, and yet reduce the simulation model size and computational time, the 
equivalent layer model is proposed and its accuracy verified. In Chapters 5 and 6, 
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SSC and BON interconnects are studied using the equivalent layer model, and 
optimizations of both structures carried out. In the last Chapter, conclusions are made. 
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Chapter 2: Literature Review 
 
Traditionally, electronic package reliability usually refers to interconnect fatigue 
failure during a thermal cycling test. However, due to the increase in the use of 
electronic packaging in portable electronic products, interconnect reliability during 
drop impact is becoming a great concern to both IC chip and electronic product 
manufacturers. The relative performance of package may be different under drop test 
and thermal cycling test. Different design guidelines should be considered, depending 
on application and area of concern. This chapter sums up some of the research and 
studies done in the area of experimental and modeling of drop tests under both product 
and broad level, and also the modeling methodology used. 
 
2.1 Experimental drop impact test 
2.1.1 Product level test  
In product level tests, the entire product is allowed to fall under gravity and strike a 
desired surface at a specific orientation. The product is free to rebound and experience 
subsequent impacts. This gives rise to the dynamic response of an actual drop impact 
experienced by the product. 
 
Goyal et al. [1] used high – speed photography to study the impact tolerance of cellular 
phones. They found thin–walled clamshell case construction might not provide 
sufficient rigidity to impact induced loads, which could cause the housing to separate 
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when dropped. A method for increasing case rigidity was presented – by castellation of 
the casing interface to prevent slippage of the two halves. The authors also described a 
simple remedy – immobilization of the battery cells within the housing – that 
dramatically improved the drop performance. 
 
Lim et al. [2-3] and Seah et al. [4] addressed the drop orientation during drop impact. 
Longitudinal / transverse strains and in – plane / out of plane accelerations induced at 
the PCB were measured. Using a patent pending drop tester [5] which allowed drop 
impact of the cellular phone at any orientation and drop height, they found that face 
down orientation (package horizontal and chip at under side of substrate) gave the 
largest impact response and was the most critical case. 
 
Vibration problems in electronic systems were examined by Steinberg [6] as early as 
1973. His research was aimed at the commercial electronic industry and his approach 
emphasized empirical equations relating to input level of mechanical loading and 
fatigue. 
 
2.1.2 Board level test 
In board level drop test, a test board with electronic components are mounted and fixed 
onto a drop table, and this enables the whole assembly to be subjected to controlled 
drop impact onto a rigid surface. It can be better controlled, compared with system or 
product level test such as impact of mobile phone, which sometimes has rather 
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unpredictable results due to higher complexity and variations arising from drop 
orientation. 
 
Tan et al. [7] examined the solder joints failure by both static bending and dynamic 
drop test. Although drop impact induced considerable flexing which was a primary 
cause of damage, mass inertia force or shocks, occurred first during drop impact and 
if  of significant level, could cause failure to occur even before flexing could do 
damage. Maximum differential flexing effects took a longer time to come about 
whereas maximum mass inertia effects normally occurred just after impact before 
differential flexing dominates. Thus, if the package is too heavy, it will fail due to 
inertia force rather than PCB bending. 
 
Shetty et al. [8] carried out the fatigue test of CSP (chip scale package) interconnects 
due to cyclic bending. Strains measured on the substrate surface were used to estimate 
curvatures at different locations along the substrate. Curvatures were evaluated from 
the bending strains recorded along the test specimen using the following relation: 
 t/2εκ =                                             (2.1) 
where κ  is bending curvature along x - direction, ε  is strain component and t is the 
thickness of the PCB. 
It was found that the selected chip scale interconnect assembly exhibited 65% lower 
durability (cycles to failure) when the assembly was subjected to a negative curvature 
than when the assembly was subjected to a positive curvature of the same magnitude. 
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Thus, design guidelines should recommend that CSPs be mounted on the PCB at 
regions where life cycle loads would cause predominantly positive curvatures. 
 
Following the previous work, Shetty et al. [9] demonstrated the application of three – 
point and four – point bend test for evaluating the reliability of CSP under curvature 
loads. A three – point bend scheme is ideal for generating reliability models because 
multiple packages can be tested under multiple loads in a single load. Four – point 
bending test is an ideal method for testing a larger sample size of packages under a 
particular predefined stress level. 
 
Moshiro et al. [10] examined BGA (ball grid array) / CSP package reliability under 
drop impact. They found that the characteristics of a stress generated by a drop could be 
estimated by measuring motherboard strain. However, the stress size and location 
depended on the package structure. Further, underfill could reduce the motherboard 
strain and the stress of solder ball when the underfill resin had high Young’s modulus 
and strong adhesion to motherboard. 
 
Modal analysis is the process of characterizing the dynamic properties of a structure in 
terms of its modes of vibration, that is, its natural frequencies, mode shapes and modal 
damping ratios [11]. Pitarresi et al. [12] carried modal analysis of personal computer 
motherboards, and studied the mechanical shock loading, which was unlike vibration. 
This transfer (from vibration to shock) typically resulted in a significant increase in the 
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stress and strain on the system. It was observed that the shock response was dominated 
by the fundamental mode of the motherboard. 
 
Luan et al. [13] applied a novel dynamic resistance monitoring method to study the 
solder joint failure process, i.e. crack initiation, propagation and opening. As shown in 
Figure 2.1, a resistor R0, was placed in series to the daisy chain solder joints and 






R x                                              (2.2) 
where E is the voltage of the DC power supply, and V is the dynamic voltage of daisy 
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2.1.3 Comparison between product – level and board – level test 
Ong et al. [14] compared product level with board level drop impact test, and they 
concluded that within a product, the PCB flexed and warped in tandem with flexure of 
the casing. While for board level test, flexing of the PCB was primarily governed by its 
downward inertia. The duration of flexure was also much longer than in product level 
tests. Limited clearance with neighboring internal components increased the possibility 
of contact between the internal components and PCB, resulting in additional cause of 
deformation in the PCB. It was also noted that the secondary impact experienced by a 
product might be more severe than the first, and this was not captured in board level 
test. 
 
2.1.4 Dynamic material properties of interconnects 
Dai et al. [15] tested 63Sn/37Pb solder using punch shear test specimen under static 
load and impact load (split Hokinson pressure bar). They found adiabatic shear 
localization at solder joint under impact load and showed that the dynamic shear 
strength was more than double the static one. 
 
Strain rate was an important factor in impact problem, since even dropping a mobile 
phone on the floor could produce strain rate order of 500/s to 1000/s [2]. Its effect to 
eutectic solder had been studied by Wang et al. [16], Ong et al. [17] and Shi et al. [18]. 
It was noted that the mechanical properties of eutectic solder were strongly dependent 
on the strain rate.  It would affect Young’s modulus and yield stress. The Young’s 
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modulus increased linearly with strain rate. Moreover, normally, the yield stress was 
three to four times of the static one. There was also a transition from ductile to brittle 
fracture as strain rate increased. 
 
2.2 Modeling of drop test 
Because of the small size of this kind of electronics products, it is very expensive, time 
consuming, and difficult to conduct experimental drop tests to detect the failure 
mechanism and identify their drop behaviors. Finite element analysis provides an 
effective, vital and powerful vehicle to solve the problem. 
 
2.2.1 Interconnect failure analysis 
Various types of interconnects were simulated under board level drop test. Tee et al. 
used ANSYS / LD-DYNA to simulate the board level drop test of TFBGA (Thin – 
profile Fine – pitch Ball Grid Array) [19], fine – pitch CSP [20] and QFN (quad flat non 
– leaded package) [21]. 
 
Wong et al. [22] used FEA method to discuss the wave propagation in the PCB, and 
found out that the outer most interconnect of package was most vulnerable under drop 
impact failure which was at the same location for the thermal fatigue test. In addition, 
the peeling stress – S33 was the most critical stress component, but was not the same as 
thermal fatigue test, which was the shear stress – S12. 
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Tee et al. [23] explained the maximum stress of interconnect did not occur during 
maximum input acceleration. Instead, it occurred when PCB had the largest deflection. 
In the meantime, interconnects’ failure was mainly due to the PCB bending. Following 
this, he did various package size simulations, including changing PCB’s shape and 
thickness to see their effect to the stress distribution in interconnects. It was also noted 
that lead – free solder had poorer reliability performance under drop impact than 
eutectic solder. 
 
As PCB flexing is the root cause of solder joint failure, Luan et al. [24] conducted 
modal analysis of PCB under drop impact. The results showed that the PCB size, 
number of mounting screws, mounting positions and tightness of screws affected the 
PCB assembly dynamic characteristics, such as natural frequency. 
 
2.2.2 Impact life prediction 
There are many correlations in thermal cycling fatigue life prediction, like Coffin – 
Manson correlation [25-26], Solomon correlation [27] and so on. Their uses in 
electronic packaging were more than ten years. However, the drop impact life 
prediction in electronic packaging was carried out only recently. 
 
Tee et al. [28] proposed an impact life prediction model for board level drop test. This 
model was formulated using power law to relate the maximum peeling stress and mean 
impact life: 
 





zCN σ=                                               (2.3) 
where N50 is the mean impact life (number of drops to failure at 50% failure rate), zσ  
is the maximum peeling stress in the critical solder interconnect, C1 and C2 are the 
correlation constants, 1.061E7 and -3.078, respectively. 
The uncertainty of impact life prediction was within ± 4 drops, for a typical test of 50 
drops. With this new model, drop test performance of new package design could be 
quantified. 
 
Another research about fatigue life prediction by Pang et al. [29] examined CDI 
(Cumulative Damage Index) fatigue analysis. For the electronic assembly subjected to 
different blocks of acceleration level vibration test, the fatigue damage due to each 
acceleration level could be superimposed using the linear superposition method by 











                                       (2.4) 
where ni is the actual number of fatigue cycles accumulated in different environments, 
Ni is the number of fatigue cycles required to produce a fatigue failure in the same 
environment. Failure was assumed to occur at a more conservative value such as 
Dtotal=0.7. So the CDI could be used to predict the fatigue life of package assembly 
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2.3 Methodology in the simulation of drop test 
Duo to unsymmetry of the drop impact problem, some mature model in thermal cycle 
analysis, such as one – eighth model and slice model [30] cannot be used. Moreover, 
the computational time sometimes is very long due to small increment of each step. 
Thus, various novel equivalent methods and submodeling technique were used by 
researchers. 
 
2.3.1 Submodeling technique used in impact problem 
Zhu [31] introduced the submodeling technique, which has been popularly used in 
static analysis, for impact problem. In the global model, he still used 3D element for 
solders, but with a coarse mesh. In the local model, fine mesh was used. It was shown 
that by using this technique to analyze impact related reliability, the model size and 
the associated CPU time would be greatly reduced, while the result accuracy of the 
model was still maintained high compared with the detailed model. However, in his 
global model only twelve solder joints were modeled, and this global – local method 
could not be used in the packages with huge numbers of interconnects. 
 
Following Zhu, Takahiro [32] used shell and beam submodeling technique, which is 
also very popular in thermal fatigue analysis, for the drop impact analysis. This 
involved two steps. Firstly, shell and beam elements were used to construct the global 
model; then, displacements obtained from global model were as boundary condition 
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used to construct the 3D submodel. Although the discrepancy was large, the 
computational time was decreased to about one – tenth. 
 
2.3.2 Use of shock test to mimic drop test condition 
Suhir [33] explained that it was possible to use shock test to mimic drop test. As 
shock pulse and duration can be easily controlled, it will be more convenient to 
perform the simulation. However, when a short – term external shock, such as 
acceleration is applied, it should be made very short, well below the fundamental 
period of the system’s free vibrations. Otherwise, the measured response of the 
system can result in substantially higher curvatures and accelerations than those 
occurring during drop tests. 
 
Following the idea of Suhir, Tee et al. [34-35] investigated the input – G method. The 
idea was using acceleration obtained from experiment or previous simulation as input 
variant to the screw support area. Thus, the time of free - fall drop and stress wave 
propagation in the screws could be omitted. Its computational time was three times 
faster than the conventional free – fall drop model. 
 
2.3.3 Equivalent solder joint model 
Gu et al. [36] provided a new global model – equivalent solder joint model - in the drop 
impact simulation. The general idea of the equivalent solder joint model was to use one 
equivalent solder joint to represent an area of solder joints but not in the critical area 
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(the corner of the package etc). In the meantime, the dimension of the solder joint was 
changed, but the same material properties were used to obtain the equivalent solder 
joints. Excellent correlation had been achieved in this model, when compared with the 
detailed global model, while large numbers of elements and computational time was 
reduced.  
 
2.3.4 Other models 
Jason Wu [37] proposed a methodology to use a spring element to simplify the solder 
connections between the components in order to reduce the model size while still 
maintaining a good displacement correlation with a detailed model. The static analysis 
defined the stiffness in three axial directions of the springs, but the shear stiffness 
existing in the solder joint cannot be represented by using this spring model. 
Therefore, it is not applicable for BGA, SSC or other bulk interconnects since the 1 – 
D spring model could not account for the rotational displacement and shear stiffness. 
 
Pitarresi et al. [38-39] developed smeared properties technique for the FEA vibration 
and shock test analysis of PCB. He used one plate to represent the whole package, 
including PCB, chip and interconnects. Three - point bend test was done to get the 
effective stiffness. The global smearing of the mechanical properties proved to offer 
good correlation with measurements of frequencies and mode shapes, in addition it 
offered a 10 times reduction in computational time. 
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When ANSYS / LS-DYNA, ABAQUS / Explicit and other explicit solvers were widely 
used in impact problem, Luan et al. [40] presented a novel transient dynamics model 
with implicit algorithm for board level drop test modeling using a conventional implicit 
solver. If the model is not very big and complicated, this implicit model can reduce the 
computational time. Unfortunately, when there were too many elements in the model, it 
would occupy much computer memory - normally 2 GB, so the model needed much 
more time than explicit solver model. However, it is a good cost – saving alternative for 
organizations without access to explicit solver to perform drop test simulation. 
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Chapter 3: Simulation of board level drop test 
 
This chapter investigates the mechanical response of electronic packages under board 
level drop impact. The problem description and finite element analysis approach are 
discussed here. In addition, various effects, such as package location, screw mounting 
configuration, PCB thickness and drop height are studied to determine their 
contribution to stress levels in interconnects. 
 
3.1 Problem description 
The model of the whole package includes the PCB, chips and solder columns. In this 
chapter, a straight (not stretched) solder column is used to simplify the analysis. 
Package dimensions and material properties are listed in Table 3.1 and Table A.1, 
respectively. A typical packaging with 100μm pitch and 10 × 10 array (fully populated) 
of solder columns is modeled. The PCB with nine packages mounted on it as well as the 
whole package are shown in Figure 3.1, while Figure 3.2 shows the different mounting 
configurations of the PCB. The whole package is mounted on a drop table as shown in 
Figure 3.3. 
 
Table 3.1 Package dimensions for analysis model 
 Dimensions (mm) 
PCB 40×20×0.32 
Chip 1.1×1.1×0.32 
Solder Column  0.1 (height) × 0.048 (diameter) 
 
 













Figure 3.1 (a) PCB with nine electronic packages mounted on it, and (b) the actual 
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3.2 Assumption made in the simulation 
Drop impact problems are very complex. To focus on the main feature of this kind of 
problem, the following assumptions are made in our analysis: 
 The material properties of the solder interconnects, package and substrate needed 
in our finite element models are assumed to be elastic.  
 The Young’s modulus of solder in Appendix A is chosen from strain rate 
dependent material properties [16]. Because during drop impact, the strain rate in 
solders will undergo between 500/s to 1000/s, the material properties will be 
different from the static one. Strain rate will affect the Young’s modulus and yield 
stress of eutectic solder. Normally the dynamic yield stress will be three to four 
times that of the static one. So only a little plastically strain were observed in solder 
before failure. This is a reason why elastic material properties are used in the 
analysis [41]. 
 Only the face down orientation of the board is considered (i.e., with chip mounted 
at the underside of the PCB during drop test), as this is the most critical situation 
encountered for board level drop tests [3].  
 Analysis is restricted to the first impact of the drop table, i.e., no second impact 
after rebounding during drop test is considered. 
 An equivalent impact velocity Veq is applied as the initial condition just before 
drop impact occurs. From kinematics, the equivalent impact velocity during free 
fall is related to drop height by 
         
gHVeq 2=                             (3.1) 
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For a drop height of 1m for this study, the equivalent impact velocity is 4.42m/s. 
 There is perfect adhesion between PCB / chip and interconnects. So MPC (Multi – 
Point Constraint) can be used in these interfaces 
 All interconnects in the package are geometrically identical. 
 
3.3 Finite Element model 
3.3.1 Solver: ABAQUS/Explicit 
In transient analysis of FEA, there are two basic algorithms for time integration: 
implicit and explicit formulation. Commonly used codes for static and vibration 
analysis – ANSYS and ABAQUS/Standard are written in implicit formulation. LS – 
DYNA and ABAQUS/Explicit are the explicit formulation codes, which are specially 
used in impact analysis. We need to distinguish these different algorithms in order to 
choose the right one for the drop test analysis. 
 
The difference between them can be clearly expressed in the governing equation. The 
governing equation of a dynamic system can be expressed as: 
PKxxCxM =++ ...                                        (3.1) 
where M, C and K are the mass, damping and stiffness matrices respectively, and x is 
nodal displacement vector. Its first and second order differential with time represents 
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For explicit formulation, a dynamic process is divided into many time steps. Time step 
integration is an algorithm to predict an unknown state, at time step t + dt from a known 
state at time t. The initial state is defined by given initial conditions. The velocities and 
displacements are all calculated from acceleration at previous step using central 
difference formulation. From Equation (3.1), acceleration at new step can then be 
calculated. The entire dynamic process is calculated step by step in this way. In contrast, 
for the implicit formulation, the three terms of acceleration, velocity and displacement 
are all undetermined during an equilibrium state, and it is necessary to use global matrix 
to calculate them all. Therefore, it is easier to obtain the solution via the explicit 
formulation rather than that of the implicit formulation. No global matrix manipulation 
is needed for explicit formulation, and memory space requirement is also very small.  
 
The key weakness of the explicit formulation is its stability. Stability requires that a 
limitation be placed on the step time so as to avoid error accumulation in the time 
integration process. The implicit formulation is itself an absolutely stable algorithm. 
Unfortunately, the explicit formulation is a conditionally stable algorithm. The step 
time must be controlled to satisfy its stability condition. This step time is basically 
dependent on material properties and element size: 
E
lt ρ=∆                                                 (3.2) 
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In this thesis, the ABAQUS/Explicit solver is chosen mainly because: 
 During impact, its consequential response decays within a very short time. In the 
meantime, a huge number of time steps (normally more than one million) are 
required to simulate the whole drop impact process. 
 It can save computational storage space. From simulation experience, it needs 
about 50Mb memory space when compared with ABAQUS/Standard, which needs 
at least 1 GB memory space for the same model. 
 
3.3.2 Constraint and Boundary Conditions 
Tied constraint, which is one type of MPC (multi – point constraints) is used at the 
interface of PCB / interconnect and chip / interconnect. By using this surface constraint, 
different mesh size can be used in the PCB, interconnects and chip. That is to say, it is 
not necessary to use uniform elements at the interface region. Large number of 
elements can be reduced, because PCB and chip can use relatively large elements, 
while interconnects use relatively small elements. 
 
Here, boundary conditions are dependent on the screw support configuration. At the 
screw area, fixed DOEs (degree of freedom) at the local nodes are used. 
 
3.3.3 Initial conditions 
No external force is applied during drop test. However, an initial velocity field is 
applied for the whole package to represent the free fall of the package just prior to 
 




3.3.4 Simulation time 
Total simulation time is chosen to be 1ms with no time scaling or mass scaling, because 
this duration allows the PCB to bend sufficiently, normally twice to its maximum 
deflection. 
 
3.3.5 Element in use 
As this is a 3D problem, 3D elements are used. To get more accurate results and better 
aspect ratio of element, triangular elements and tetrahedral elements are not needed. In 
addition, considering the dramatic computational time needed, only linear element is 
used. 
 
C3D8R solid element is a 8-node linear brick, reduced integration with hourglass 
control element. Its active DOEs are three displacements in X, Y and Z directions. 
Therefore, it is an ideal element for use in submodeling in ABAQUS, where X, Y, Z 
displacements from global model can form the boundary conditions for the submodel. 
C3D8R element is used in the whole package, because the time step of 
ABAQUS/EXPLICIT depends strongly on the smallest element size. Therefore, it is 
efficient to choose uniform elements, and time step in this problem is usually in the 
order of 1E-09s. Rigid element – R3D4 is used for modeling of ground and drop table, 
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and deformation of the drop table can be neglected to save computational time. More 
attention is paid on the PCB bending, which plays a key role in interconnect failure. 
 
3.3.6 Submodeling Technique 
To describe the structure of interconnect accurately, especial for BON structure, 3,700 
nodes are used. However, the package has 100 I / Os, that is to say, 100 interconnects, it 
will need 370,000 nodes, and approximately one month of computational time and a 
dramatic increase in computer memory usage. That is why submodeling technique will 
be used. 
 
Submodeling is used to study in detail an area of interest, for example, a region of high 
stress. It is most useful when it is necessary to obtain an accurate, detailed solution in a 
local region and detailed modeling of that local region has negligible effect on the 
overall solution. First a global model is done using coarse mesh, then the mesh is 
redone at critical interconnects. Submodeling technique uses the displacement results 
from global model as boundary conditions of the refined mesh model, also called local 
model. This approach has been used to study electronic packages in other works [24], 
[31-32]. 
 
3.3.7 Method used in calculating stress components 
Von Mises stress and other stress components may be calculated at a node rather than 
for a region. However, within the impact problem, high stress concentration is expected 
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at the interconnect / PCB interface. At the same time, the relatively coarse mesh results 
in more abrupt changes in interconnect geometry. Thus, it is likely that the accuracy of 
stress result at nodes will be affected by these factors. On the other hand, a region 
should be less sensitive to these influences. 
 
Hence, after obtaining the node with maximum von Mises stress, the nodes directly 
connected with that node are noted. All these nodes will give an average, but relatively 
stable stress results. Such results would be less sensitive to the mesh size’s effect. 
 
3.4 Mechanical response of the interconnects 
Figure 3.4 shows the typical distribution of von Mises stresses in solder columns. 
Obviously, in the middle of the package, the stress level is extremely low, while in the 
corners and sides, the stress level is much higher. 
 
Figure 3.4 Von Mises stress distribution in the solder columns of package mounted in 
the middle of a 4-screw supported PCB 
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3.4.1 Importance of the peeling stress 
In all cases, the stress component S33 (peeling stress) is most important during drop 
impact (see Figure 3.5). It is not the same as thermal cycling test, where shear stress is 
dominant. 
 
3.4.2 Use of PCB bending curvature 
In Figure 3.5, the dotted line represents the PCB bending, and it is obvious that the 
stress level reaches its maximum value when the PCB undergoes maximum deflection. 
The stress in the solder column is strongly dependent on the PCB bending situation. In 
the meantime, the PCB bending curvature is a very important parameter to describe the 
extent of the PCB bending. Here, chip 5 in Figure 3.1 (a) is chosen to study the 
importance of the bending curvature. Due to symmetry, only a quarter of the model is 
analyzed, which is shown in Figure 3.6. 
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PCB displacement in Z direction
 
Figure 3.5 Stress components of the most critical element of the solder column during 






Figure 3.6 4-screw support case with chip mounted in the middle of PCB 
 
From simulation results, the critical solder column occurs at the same place where 
maximum PCB bending curvature occurs. Critical elements in solder columns are 
found to be near PCB side rather than chip side. This is because the bending curvature 
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of chip is only 1/30 that of PCB (see comparison between Figure 3.7 and Figure 3.8). 
The Young’s modulus of the chip is eight times that of PCB. Also, the chip dimension 
is very small compared to the PCB, and it can be considered as rigid. Therefore, only 
bending curvature of PCB will be considered, and chip can be treated as rigid. 
 
In Figure 3.7, the bending curvature of PCB at area 9 (the corner solder column in 
Figure 3.6) is the largest, followed by that at areas 8 and 7. This is the same as the result 
obtained as shown in Figure 3.4 for the package mounted in the middle of PCB where 
the critical solder column occurs at the corner. 
 






































Figure 3.7 Bending curvature of PCB for 4 screw support configuration 
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Figure 3.8 Bending curvature of chip which is relatively rigid as compared to PCB 
 
3.4.3 Location of critical solder column 
Table 3.2 shows the location of the critical solder columns for the other chips mounted 
at different locations of PCB with different mounting configurations. The square 
represents the chip, the circle with gray color represents a critical solder column (with 
stress level at 10% below that of most critical solder column), while the black filled 
circle represents the most critical solder column (with highest stress level induced). As 
can be seen, the critical solder columns always seem to occur at the corners and 
sometimes on the edge, but never in the middle. Interconnects adjacent to the support 
may experience more stress level compared with other interconnects. 
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Chip in the 
middle of the PCB 
(area 5 in Fig. 3.1) 
Chip at the corner 
of the PCB 
(area 1 in Fig. 3.1) 
Chip in the middle 
of the long edge of 
the PCB 
(area 2 in Fig. 3.1) 
Chip in the middle 
of the short edge of 
the PCB 
(area 4 in Fig. 3.1) 
2-screw 
support 
   
4-screw 
support 
   
6-screw 
support 
   
8-screw 
support 
   
 
3.4.4 Effects of screw mounting configuration and package location 
Table 3.3 summarizes the maximum stress level of the solder column for different 
screw support configurations. Due to symmetry, only results for areas 1, 2, 4 and 5 (see 
Figure 3.1) are shown. 
 
From Table 3.3, when more supporting screws are used, the flexure of the PCB is 
reduced but the maximum von Mises stress is sometimes increased. This is due to the 
increase in the bending curvature of PCB at the local point near the screw support. 
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From simulation results, the 4-screw support gives the most acceptable maximum von 
Mises stress in the solder column as compared with the other screw support 
configurations. 
 
Table 3.3 Maximum von Mises stress of solder columns in different screw support 
configuration 
von-Mises 
stress (MPa) 2-screw 4-screw 6-screw 8-screw 
area 1 164.6 287.6 384.2 363.3 
area 2 244.3 304.4 452.6 231.4 
area 4 681.0 217.4 289.3 381.7 
area 5 287.2 236.6 365.9 365.8 
 
3.4.5 Effects of package size 
Nowadays, interconnects have been made smaller, but the package size has become 
large in order to meet the demands of increase I/O. To study the effects of package size, 
three simulations of drop test with different package sizes had been done. A chip with 
fully populated array was mounted in the middle of PCB. It had the same interconnects 
and pitch and had the same support configuration (4 screw support). The only 
difference were their interconnect number. The number of interconnect for these three 
packages were 100 (10 X 10), 256 (16 X 16) and 400 (20 X 20), respectively. As can be 
seen from Figure 3.9, the stress level of interconnects increase along with the increase 
of package size. 
 
Due to the bending stiffness difference between PCB and package, the outermost 
corner interconnects are under tensile stress when PCB bends downwards, which is the 
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main factor resulting in interconnect failure. When the package becomes much bigger, 
the DNP (distance to the neutral point) is longer. Consequently, the bending difference 
between PCB and package becomes large as shown in Figure 3.10. As a result, the 
outermost interconnect will sustain large tensile stress and hence is more susceptible to 
failure. 
 




































 package with 10 X 10 interconnects
 package with 16 X 16 interconnects
 package with 20 X 20 interconnects
 






Figure 3.10 Schematic illustration of interconnects during PCB bending 
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3.4.6 Effects of PCB and chip thickness 
In this section, we will examine the effects of five different chip thicknesses and five 
different PCB thicknesses on the interconnects during drop impact. 
 
Table 3.4 Effect of PCB and chip thickness on maximum von Mises stress 
interconnects 
PCB thickness: 0.32mm Chip thickness: 0.32mm 
Chip thickness 
(mm) 
Max von Mises 




Max von Mises 
stress in solder 
column (MPa) 
0.24 269.93 0.24 287.66 
0.28 271.32 0.28 272.87 
0.32 271.64 0.32 271.64 
0.36 272.25 0.36 281.15 
0.40 273.18 0.40 288.54 
 
During drop impact, the stress induced in the solder column comes mainly from two 
parts: one is the initial impact force and the other is the PCB bending. As can be seen 
from Table 3.4, the stress level in solder column increases along with that of chip 
thickness. That is because the increase of chip thickness causes the mass of the chip to 
increase, thus, as the initial force also increases, so is the stress in the solder column. As 
the PCB bending is more important than the initial impact force on chip in this problem, 
the increase of stress level in solder column caused by increase of chip thickness is not 
very significant.  
 
It is also found that the stress level in solder column also changes due to increase of 
PCB thickness. Its increase or decrease depends on the balance between initial impact 
force and PCB bending. If the PCB is too thin, it will be more flexible. Thus, the 
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bending curvature will become large and the stress in the solder column will increase. 
In this problem, the solder column experiences the lowest stress level when PCB 
thickness equals the optimized value of 0.32mm. 
 
3.4.7 Effects of drop height 
Drop height is an important factor to be examined. Here, three different drop heights of 
0.8m, 1.0m, 1.5m were studied. Figure 3.11 shows that higher drop height results in 
larger stress level in the critical interconnect. This is due to the higher impact force 
induced on the electronic packages. 
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3.5 Conclusions 
Simulation results show that for stresses induced in the solder columns during PCB 
bending, S33 (peeling stress) is the most important stress component to take note of. In 
addition, PCB bending curvature can be used to predict the location of the critical 
solder columns. Although adding screw supports can reduce the flexure of the PCB, it 
sometimes still cannot reduce the bending curvature at certain localized areas of the 
PCB, and 4-screw support gives the most acceptable stress state in the solder column in 
this study. PCB and chip thickness will affect the stress level in solder column due to 
the balance between initial force and PCB bending. Moreover, the stress level in solder 
column increases when the drop height increases. 
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Chapter 4: The equivalent layer model 
 
In this chapter, an equivalent layer model is proposed as a global model to save 
computational memory and time. Detailed description on the equivalent model, 
determination of equivalent material properties and advantages of this model are 
discussed. Moreover, the accuracy of this model is also investigated. 
 
4.1 Why equivalent layer model 
Currently for electronic packages, the demands of increase in input/output (I/O) and 
decrease in package size have dramatically increased the number of interconnects in the 
package. As a result, this poses a great challenge to computer simulation as it is too time 
consuming and takes up too much computer memory to model the huge number of 
interconnects in the package. Furthermore, due to the lack of symmetry in drop impact, 
it is not possible to use the slice model or one-eighth model, which is frequently used 
for both static and thermal reliability analysis. Shell and beam submodeling can save 
computational time and memory in some problems [42]. However, its use is limited by 
the aspect ratio (height to diameter) of the solder joint, as this needs to be more than 
four for acceptable accuracy in modeling it as a beam [43]. Hence, a new equivalent 
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4.2 Equivalent layer model description 
Figure 4.1 shows the array of 400 straight solder column (not SSC – stretched solder 
column) interconnects used for the detailed global model. The material properties are 
shown in Table A.1, and package size is shown in Table 4.1. The package is in the 
middle of the PCB with 4 - screw support, 100 µ m pitch, and in a face down 
orientation. 
 
Table 4.1 Package dimensions for analysis model 
 Dimensions (mm) 
PCB 40×20×0.32 
Chip 2.1×2.1×0.32 
Solder Column  0.1 (height) × 0.048 (diameter) 
 
In the equivalent layer model, one 3D continuum layer is used to represent the array of 
solder columns. If all the solder columns are represented by one continuum layer as 
shown in Figure 4.2, the Full Equivalent Layer (FL) model is obtained. However, if the 
actual solder columns are modeled in the critical area while modeling the rest of the 
solder columns as a continuum layer as shown in Figure 4.3, the Hybrid Layer (HL) 
model is then obtained. The extent of the critical area can be found in Chapter 3. 
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Figure 4.1 Array of solder columns for the detailed model 
 
 
Figure 4.2 Full Equivalent Layer model 
 




Figure 4.3 Hybrid Layer model 
 
Whether the FL model or the HL model should be used is dependent on the situation. If 
there are many packages on a PCB and we are only interested in one or a few critical 
packages, the FL model can be applied for the less critical packages to simplify the 
problem. If there is one package on the PCB with many interconnects, the HL model 
can be used. If there are many packages in one PCB along with huge number of 
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4.3 Equivalent material properties for the equivalent models 
The key to the success of the equivalent layer model is in obtaining the right equivalent 
material properties – equivalent Young’s modulus, shear modulus, Poisson’s ratio and 
density. Here, equivalent anisotropic material properties are used. 
 
Normally, for fully anisotropic elasticity, 21 independent elastic stiffness parameters 














































































           (4.1) 
where σ is stress component, ε is strain component and D is elastic stiffness 
parameter. In order to simplify the problem, orthotropic material properties and 
engineering constants are used.  This reduces the number of independent elastic 
constants to nine – three Young’s moduli E1, E2, E3; three Poisson's ratios 12υ , 13υ , 23υ ; 
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In the meantime, it must satisfy the following conditions [45]: 
 1 21 2 12 2 32 3 23 3 13 1 31, ,E E E E E Eυ υ υ υ υ υ= = =                    (4.3) 
E1, E2, E3, G12, G13, G23 >0                              (4.4) 
 




12 1 2( / )E Eν <                                       (4.5) 
   
1
2
13 1 3( / )E Eν <                                       (4.6) 
1
2
23 2 3( / )E Eν <                                          (4.7) 
12 21 23 32 31 13 21 32 131 2 0ν ν ν ν ν ν ν ν ν− − − − >                 (4.8) 
 
4.3.1 Equivalent out-of-plane Young’s modulus 
To determine the equivalent out-of-plane Young’s modulus E3, a numerical tension test 
is performed as shown in Figure 4.4.  
 
Figure 4.4 Simulation of the tensile test for both equivalent and detailed model 
 
Assuming these two models have the same global stiffness in Z direction, a force is 
applied in the Z-direction for the detailed global model to obtain a force-displacement 
curve. From 
hEEAF // δεσ ===                                  (4.9) 




hFE eq ==− δ                                        (4.10) 
Equivalent layer model 
Detailed global model 
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where F is force, δ is displacement, A is the section area, /k F δ= , is the slope of 
the force-displacement curve obtained from the detailed fully populated model, a is the 
length of the equivalent layer, and h is the height of equivalent layer. 
 
4.3.2 Equivalent in - plane Young’s modulus 
To determine the equivalent in-plane Young’s moduli E1 and E2, a numerical three - 
point bend test of the solder column layer is performed. As the solder columns are 
discrete; two layers - upper and lower layer - are added to the solder column array of the 
detailed model as well as the equivalent layer model, as shown in Figure 4.5. For 
simplicity and without loss of generality, the Young’s moduli of the upper and lower 
layers are assumed to be equal. This can keep the neutral axis in the middle of these 
three layers and make it easy to calculate the second moment of area I. Although in 
theory, any arbitrary value of this Young’s modulus can be used, in practice, the actual 
value had to be carefully chosen. If the value is too small, there would be large localized 
deformation in some areas, and if it is too large, the solder joint layer (or its equivalent 
layer) will not be the dominating influence on the resulting deformation. The thickness 





















Figure 4.5 Schematics of the three - point bend test using (a) the real solder column 
layer of detailed model, (b) the equivalent layer model 
 
First, we treat the upper and lower layers to be the same for both the detailed and 
equivalent layer models.  For the two structures in Figure 4.5 to be equivalent, the 
stiffness EI of the three layers in Figure 4.5 (a) and Figure 4.5 (b) should be equal,  
i.e.             (EI)a= (EI)b                           (4.11) 
The three - point bend test for the detailed model are performed to obtain the stiffness 
(EI)a using the following equation [38]: 
48/)( 3KLEI a =                                      (4.12) 
where (EI)a is the total stiffness of the three layers as shown in Figure 4.5 (a). Here, L is 
the sample length between the supports, I is the second moment of area of the 
cross-section of the sample, and K is the slope of the load-displacement curve. 
From Figure 4.4 (b), 
( ) ( ) ( ) ( )b upper eq low erE I E I E I E I= + +            (4.13) 
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where (EI)b is the total stiffness of the three layers, (EI)upper is the stiffness of the upper 
layer, (EI)lower is the stiffness of the lower layer, and (EI)eq is the stiffness of the 
equivalent layer.  
 
As the layer in Figure 4.4 (b) is regular, (EI)upper , (EI)lower and Ieq can be easily 
calculated. Combining with equations (4.11), (4.12) and (4.13), we can obtain E1-eq as 
3
1 ( ) ( ) /48eq upper lower eq
KLE EI EI I−
⎧ ⎫= − −⎨ ⎬⎩ ⎭              (4.14) 
In this problem, the solder column layer is a square layer, so E2-eq is the same as E1-eq. If 
the solder column layer is not a square layer, it is necessary to change the X and Y 
directions and perform the three - point bend test again to obtain a different E2-eq. 
 
4.3.3 Equivalent Possion’s ratio 
Typically, a reasonable value of Poisson’s ratio is first assumed thus leaving the shear 
modulus to be determined [38]. We assume 12υ , 31υ and 32υ ; as having the same 
Poisson’s ratio for the solder column and 21υ , 13υ , 23υ  can be calculated using 
equation (4.3). The equivalent shear moduli are then obtained based on these Poisson’s 
ratios. 
 
4.3.4 Equivalent out-of-plane shear modulus 
In order to get the equivalent out-of-plane shear modulus G13 and G23, a numerical 
shear test is done as shown in Figure 4.6. Similar to the three - point bend test, two 
layers (plates) are added to the array of solder columns. This time, the upper and lower 
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layers are modeled as rigid and the shear force applied via the layers. We assume that 
the force and displacement curves obtained from Figure 4.6 (a) and Figure 4.6 (b) are 
the same, because the equivalent layer represents the mechanical effect of the real 

















Figure 4.6 Schematics of shear test using (a) the real solder column layer of the 











AFG eq =∆=∆==− γ
τ
                          (4.15) 
Where G13-eq is the equivalent out-of-plane shear modulus, τ  is the stress component, 
γ  is shear strain, F is force applied, l∆  is displacement in X direction when induced 
by force F, A is the cross section of equivalent layer in X and Y plane, h is the thickness 
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of equivalent layer, which the same height as the solder column. k is the slope of force 
and displacement curve, and a is the length of the equivalent layer. 
 
The equivalent out-of-plane shear modulus is calculated using equation (4.15), where h 
and a are known, and k obtained from shear test as illustrated in Figure 4.6 (a). Since the 
structures in both Figures 4.6 (a) and (b) give the same mechanical response, the same k 
is also obtained. Hence it is not necessary to perform the shear test as shown in Figure 
4.6 (b). Figure 4.6 (a) allow us to obtain the slope of force and displacement curve k, 
and from equation (4.15), the equivalent out-of-plane shear modulus can then be 
obtained. 
 
Due to the symmetry of this problem, the G23-eq is the same as G13-eq. 
 
4.3.5 Equivalent in - plane shear modulus 
The in-plane equivalent shear modulus G12 can now be determined. In orthotropic plate 




2 1 12(1 2 )
eq
E EG
E E υ− = + +                                  (4.16) 
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To validate equation (4.16), numerical torsion tests are performed as shown in Figure 
4.7, with the middle layer first modeled as an equivalent continuum layer and then as an 
array of solder columns. The angular displacement versus torque curves of these two 
models are shown in Figure 4.8. If k is the slope of angle versus torque curve, then G12 







LG =                                        (4.17) 
where L1, L2, and t are the dimensions of the sample in X, Y and Z directions, 
respectively. 
 
Since there is a small 4.8% discrepancy between the slopes of angle versus torque curve 
in Figure 4.8, we expect a similar ~5% difference in the G12 calculated from equation 
(4.16). Given that the material properties of upper layer and lower layer for both 
detailed fully populated model and equivalent layer model are the same, we conclude 
that equation (4.16) gives a reasonable estimate of G12-eq. 
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Figure 4.7 Simulation of torsion test for equivalent layer model along X direction 
 
 
















 anisotropic equivalent layer model
 




Rigid plate Equivalent layer 
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4.3.6 Equivalent density 
The density of the equivalent layer can be easily obtained from 
 /eq total totalm Vρ =                                   (4.18) 
where mtotal is the total mass of all the solder columns and Vtotal is the volume of the 
equivalent layer. Here, the same mass for both the equivalent layer and detailed models 
need to be maintained. 
 
The final values of the equivalent material properties are shown in Table 4.2.  
 
Table 4.2 Anisotropic material properties of equivalent layer 
Young’s Moduli Shear Moduli Poisson’s Ratios 
E1 700 MPa G12 257 MPa 12υ  0.363 
E2 700 MPa G13 589 MPa 13υ  0.046 
E3 5580 MPa G23 589 MPa 23υ  0.046 
Density: 1522 kg/m3 
 
4.4 Reliability of the equivalent layer model 
To assess the accuracy of the models, comparisons are made between the results 
obtained using the equivalent layer models with that of the detailed, fully populated 
model. Parameters studied are von Mises stress and relative displacements in each 
direction at the corner solder columns. The relative displacements obtained from 
various global models will form inputs as boundary conditions for the submodel.  
Hence, any difference in these relative displacements is important. In particular, the 
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discrepancies of relative displacements are obtained from the global models. In the 
meantime, von Mises stress of the critical solder columns are calculated via the 
submodeling approach. Comparisons of the results between detailed model, HL model 
and FL model are shown from Figure 4.9 to Figure 4.12. 
 









































Figure 4.9 Von Mises stress of corner solder column 
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Figure 4.10 Relative displacement of corner joint in X - direction 
 








































Figure 4.11 Relative displacement of corner joint in Y - direction 
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Figure 4.12 Relative displacement of corner joint in Z - direction 
 
As shown in Figures 4.9 – 4.12, excellent correlations are obtained for the equivalent 
anisotropic layer model, especially for the HL model. In the corner area, the FL model 
may result in a greater discrepancy as compared with HL model. Thus, it appears 
necessary to model the actual solder column dimensions in the critical areas – the 
corner of the package.  
 
4.5 Discussion 
4.5.1 Computational time and elements required 
As can be seen from Table 4.3, the FL model needs the least computational time and 
elements, but the discrepancy of von Mises stress in the critical solder column is large 
compared to HL model. The HL model fares better, because it can give the accurate 
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results by using only 1/6 the computational time compared to the detailed, fully 
populated model.  
 














36,672 2,342 446.09 N.A. 
HL model 10,176 373 447.57 0.33% 
FL model 9,072 144 432.68 3.01% 
 
4.5.2 Size of critical area for HL models 
In the above equivalent models of 20 x 20 solder columns, 4 x 4 solder columns were 
used in the critical area. The larger the critical area modeled, the more accurate the 
result will be, but more computational time will be needed. Therefore, it is necessary to 
strike a balance between accuracy and computational time. From Table 4.4 and from 
other simulation experience, the optimal number of actual solder columns to be 
modeled in the critical area is approximately the square root of the total number of 
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Table 4.4 Effect of critical area in HL model 
Number of solder 








Detail model 2,342 446.09 N.A. 
3 x 3 348 440.74 1.19% 
4 x 4 372 447.57 0.33% 
5 x 5 406 446.85 0.17% 
 
4.5.3 Modal analysis for different model 
Modal analysis is one method of characterizing the dynamic properties of a structure. A 
modal analysis is performed for the different models and the results are shown in Table 
4.5. The equivalent layer model shows encouraging results. Although the static 
equivalent material properties are used here, they appeared to be also suitable for use in 
dynamic loading cases based on the modal analysis performed. 
 
 




model HL model % error FL model % error 
mode1 362.74 362.76 0.006% 362.76 0.006% 
mode2 1272.60 1272.60 0.000% 1272.60 0.000% 
mode3 1502.00 1502.00 0.000% 1502.00 0.000% 
mode4 2099.60 2100.10 0.024% 2100.20 0.029% 
mode5 3196.90 3197.10 0.006% 3197.10 0.006% 
mode6 3279.40 3279.60 0.006% 3279.70 0.009% 
mode7 3341.60 3341.80 0.006% 3342.10 0.015% 
mode8 5001.00 5001.00 0.000% 5001.00 0.000% 
mode9 5619.90 5620.80 0.016% 5620.90 0.018% 
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4.5.4 Independence of equivalent layer model 
If material properties of equivalent layer are dependent on the material properties of 
PCB or chip, then the use of equivalent layer model will be very limited. Therefore, the 
simulation is carried out using another Young’s modulus value (50,000MPa, one fourth 
of the original one) for the chip, while other material properties remain the same as 
shown in Appendix A. In the meantime, the package size and dimensions remain the 
same as was defined in Chapter 4.2. 
 
Good correlations are obtained between the detailed fully populated model and 
equivalent layer models as shown in Table 4.6. This suggests that the equivalent 
material properties obtained from solder column layer are consistent and independent 
of the PCB and chip materials. Therefore, the method of obtaining the equivalent 
material properties described in this thesis can be applied. 
 
Table 4.6 Comparison between different models of new chip 
 Max von Mises stress (MPa) 
Discrepancy in stress 
(%) 
Detailed model 428.43 N.A. 
HL model 430.79 0.55% 
FL model 413.68 3.44% 
 
Comparing Table 4.3 with Table 4.6, it is also found that when the stiffness of chip 
decreases, the stress level in the solder column also decreases. This is because when the 
chip becomes more flexible, this can reduce the mismatch in bending curvature 
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between PCB and chip. However, as the chip is small compared with the large PCB, the 
stress level in the solder column is still dominated by the bending curvature of the PCB. 
Therefore, although the new Young’s modulus of chip becomes one fourth of the 
original one, the stress in solder column only changes by about 4%. 
 
4.5.6 Overall advantage of equivalent layer model 
Using the equivalent layer models, the large number of solid elements can be reduced 
drastically. In addition, it is easier to perform the pre-processing of data compared with 
the other models because it ignores some details that we are not interested in. In 
addition, it is also easy to perform submodeling, because it is possible to use the full 
solid element in the global model and do not need to interpolate from shell or other 
elements to the solid element in the submodel, which may sometimes introduce 
significant errors. Furthermore, the equivalent layer can be used to represent all kinds 
of interconnects – solder balls, SSC, BON, etc. In the following chapters, SSC and 
BON structures will be studied. Moreover, this new modeling approach provides a 
good method for performing simulation of board level packaging with underfill under 
dynamic conditions, which traditionally is too time consuming and cannot be solved 
using the shell and beam model. 
 
4.6 Conclusions 
In this chapter, anisotropic equivalent layer models have been presented for the 
simulation of board level drop test of electronic packages mounted on a PCB. These 
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models not only reduce the large number of elements needed but also the computational 
time as compared to the detailed model, while at the same time maintaining high 





M.Eng Dissertation          Chapter 5: Modeling the drop impact response of SSC 
 59
Chapter 5: Modeling the drop impact response of SSC 
interconnects 
 
Stretched solder column (SSC) is one of the interconnect structures which can be used 
in wafer level packages. Its performance in thermal cycling has been studied by Chng 
[42], and its dynamic effect under drop impact studied here. In addition, SSC structure 
optimization is carried out by performing board level drop test simulation. 
 
5.1 Description of SSC interconnects 
The package size and impact situation are the same as that described in Chapter 4.2, 
except that SSC interconnects will be studied instead of straight solder column 
interconnects. SSC profile is shown in Figure 5.1. The aspect ratio (H / 2a) is an 
important factor which will be used to evaluate the mechanical response for this 
geometry. When the solder volume (V = 1.63e-13m3) and solder pad (2a = 50µ m) is 
fixed, the geometry of SSC can be predicted as shown in Table 5.1. Appendix C 
explains how the SSC profile is constructed, and Figure 5.2 shows the outline of the 
various SSC profiles. 
 
 







Figure 5.1 The profile of SSC geometry 
 
Table 5.1 Parameters of predicted SSC profiles 
 Aspect ratio (H / 2a) 
H (µ m) R (µ m) r (µ m) 
SSC1 2 100 373.4 21.6 
SSC2 2.4 120 283.3 18.6 
SSC3 3 150 288.5 15.1 
SSC4 4 200 361.2 10.9 
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Figure 5.2 The geometry profile of various SSC 
 
5.2 Equivalent material properties of SSC layer 
For each case of SSC, equivalent material properties of equivalent layer are needed 
before carrying out simulation using equivalent layer model. Following the method 
proposed in Chapter 4, the following equivalent material properties are obtained for 
each SSC interconnect as shown in Table 5.2. As the aspect ratio increases, the 






H = 100µ m 
SSC2 
H = 120µ m 
SSC3 
H = 150µ m 
SSC4 
H = 200µ m 
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E1-eq (MPa) 1,484 1,113 777 283 
E2-eq (MPa) 1,484 1,113 777 283 
E3-eq (MPa) 5,103 4,054 3,003 1,936 
12υ  0.363 0.363 0.363 0.363 
13υ  0.106 0.100 0.094 0.053 
23υ  0.106 0.100 0.094 0.053 
G12-eq (MPa) 544 408 285 104 
G13-eq (MPa) 547 324 157 54 
G23-eq (MPa) 547 324 157 54 
ρ  (kg/m3) 1371 1142 914 686 
 
Due to slight difference between SSC and straight solder column structure, the 
detailed model of SSC1 has also been simulated as a benchmark to compare. Von 
Mises stress and relative displacements in three directions of critical interconnect are 
checked. The comparisons of detailed model and HL model are shown in Table 5.3 
and Figures 5.3 – 5.6. The difference of mesh size for both the global model and 
submodel are shown in Figure 5.7.  
 














36,672 1,827 416.90 N.A. 
HL model 10,176 390 416.46 0.11% 
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Figure 5.3 Von Mises stress comparison in critical area of SSC1 between detailed and 
HL models 
 







































error of max value
0.63%
 
Figure 5.4 Relative displacement of corner SSC in X - direction 
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error of max value
0.39%
 
Figure 5.5 Relative displacement of corner SSC in Y - direction 
 

































error of max value
3.26%
 
Figure 5.6 Relative displacement of corner SSC in Z - direction 
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 submodel: fine mesh 
 
 
Figure 5.7 Mesh size in global and submodel of SSC1 
 
In Table 5.3, computational time of HL model is reduced to one fifth, while 
maintaining high accuracy. So the equivalent model in Chapter 4 can be used in SSC 
structure. 
 
5.3 Optimization of SSC interconnects 
After four cases of SSC structure has been done, it is found that in different cases, the 
critical areas are different. It changes from the upper surface to the middle of SSC. 
Figure 5.8 shows the critical areas in four cases. The red region in the figure indicates 
area which is most critical. The upper surface of SSC is connected to the PCB, when the 
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Figure 5.8 Critical area in four cases of SSC interconnects 
 
Table 5.4 summarizes the stress level and critical area location in these four cases. It is 
found that SSC2 gives the lowest stress level. Too stiff (SSC1) or too compliant (SSC4) 
interconnects are not suitable for use in electronic package during drop impact. Arising 
from this, SSC2 is the most optimized SSC structure out of these four cases for 
sustaining drop impact. A possible explanation is that SSC2 distributes the stress in the 
whole structure efficiently under drop impact. The distribution of stress in each SSC 
can be seen in Figure 5.8. 
 
 
SSC1 SSC2 SSC3 SSC4 
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Table 5.4 Stress level of critical area in various SSC interconnects 
 SSC1 SSC2 SSC3 SSC4 
Von Mises stress 
(MPa) 416.90 338.66 370.25 404.69 
Vertical distance of 
critical area to upper 
surface – PCB (µ m) 
0 0 & 26.7 50 80 
 
5.4 Conclusions 
HL model has been successfully used for simulation of SSC interconnects in the drop 
impact. It is also found that too stiff or too compliant SSC structure will induce high 
stress level in SSC, and SSC2 is the most optimized structure of the four cases studied 
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Chapter 6: Modeling the drop impact response of BON 
interconnects 
 
Bed of Nail (BON) is another reliable structure, which can be used in wafer level 
packages. Its performance in thermal cycling has also been carried out by Chng [42], 
and its dynamic effect under drop test studied in this research work. In addition, 
optimization of BON orientation and structure are carried out using board level drop 
test simulation. 
 
6.1 Description of BON interconnects 
The package size and impact situation are the same as that described in Chapter 4.2, 
except that BON interconnects are used instead of straight solder column 
interconnects. 
 
Figure 6.1 (a) shows a schematic representation of a BON structure. The BON 
consists of a copper “nail” and a eutectic solder fillet (Figure 6.1 (b)). Here, the aspect 
ratio of BON structure is defined as height to length as indicated in Figure 6.1. Three 
different BON structures are studied to see the effect of their compliance with 
different aspect ratios. Their detail dimensions are shown in Table 6.1 and Figure 6.2 
(the dimension is based on mm). These BONs have the same thickness and same 
solder pads at the bottom. 
 
 






Figure 6.1 Schematic representation of (a) BON and (b) solder fillet 
 
Table 6.1 Various parameters of BON structures 
 BON1 BON2 BON3 
Height (H,µ m) 120 100 100 
Length (L,µ m) 50 50 60 
Aspect ratio (H / L) 2.40 2.00 1.67 
Solder pad 40µ m by 40µ m (square) 












Figure 6.2 Detail dimensions of three BON structures 
BON1 BON2 BON3 
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6.2 BON orientation 
Unlike solder column, BON is an antisymmetric structure, so how it is positioned 
becomes important. The whole substrate is divided into four regions – I, II, III and IV. 










Figure 6.3 Schematic of BON orientations 
 
Here, seven orientations of BON2 are studied as shown in Table 6.2. In the first three 
cases, all BONs are all orientated along one direction, while in the other four cases, all 
BONs are arranged symmetrical about X and Y axis. Plan views of BON2 for all seven 
orientations are plotted in Appendix D. 
 
Table 6.2 All orientation situations for BON2 in analysis 
α (Degree) Case 1 Case 2 Case 3 Case 4 Case 5 Case 6 Case 7 
Area I 0 45 90 0 90 45 135 
Area II 0 45 90 180 90 135 45 
Area III 0 45 90 180 270 225 315 
Area IV 0 45 90 0 270 315 225 
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6.3 Equivalent material properties of BON layer 
For different structure BONs, equivalent material properties for equivalent layer are 
different. When carrying out various tests, all the BONs are obtained in the same 
direction as shown in Figure 6.4, just as in case 1 (Table 6.2). When the orientation of 
BON changes, the local coordinate system can be changed sequentially to assign 
anisotropic equivalent material properties to the interconnect layer. Due to BON being 
an antisymmetric structure, there is obvious non – linear response in the structure. 
Unlike the test conducted in Chapter 4, both compression test (arrow 2 in Figure 6.4) 
and tension test (arrow 1) needs to be performed to get E3-eq. In addition, shear test to 
obtain G13-eq need to be performed twice, one along X - direction (arrow 3) and the 
other along the negative X - direction (arrow 4). Other equivalent material properties 
like E1-eq, E2-eq, G23-eq etc can be obtained using same method as that in Chapter 4 due 
to their linear structure response during test. 
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Results of tension, compression and shear tests are shown in Figures 6.5 to 6.6. The 
obvious non – linear structural response can be observed when the applied force 
reaches a certain level. However, in modeling actual drop impact problem (1m height 
drop) using our detailed global model, the relative displacement of BON is around 
0.0015mm in Z - direction and 0.003mm in X - direction. At that level, the curves are 
still linear and two curves in Figures 6.5 or 6.6 are close to each other (the discrepancy 
within 5%). Therefore, the average values of these two curves are used to obtain E3-eq 
and G13-eq. 
 
Equivalent material properties for each BON interconnect are obtained as shown in 
Table 6.2. Due to unsymmetry, E2-eq is not the same as E1-eq, and G23-eq is not the same 
as G13-eq either. From a general view, BON structure is very compliant. Moreover, 
when the aspect ratio decreases, the BON becomes even more compliant. 









M ax im um  de flection  in  Z  























Fo rce  in  Z  d irc tion  (N )
 tens ion  test
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Figure 6.5 Test to get E3-eq of BON2 
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Force in X direction (N)
 shear test along X direction
 shear test along m inus X direction
Maximum deflection in X 
direction in real problem
 
Figure 6.6 Test to get G13-eq of BON2 
 
Table 6.2 Equivalent material properties for various BONs 
 BON1  Aspect ratio: 2.40 
BON2  
Aspect ratio: 2.00 
BON3  
Aspect ratio: 1.67 
E1-eq (MPa) 85 74 67 
E2-eq (MPa) 57 52 61 
E3-eq (MPa) 201 195 111 
12υ  0.363 0.363 0.363 
13υ  0.154 0.138 0.219 
23υ  0.103 0.097 0.199 
G12-eq (MPa) 24 21 23 
G13-eq (MPa) 41 57 62 
G23-eq (MPa) 32 41 34 
ρ  (kg/m3) 485 510 547 
 
When the above equivalent material properties are used for the case 7 orientation in 
Table 6.2, local coordinate systems need to be rotated to make the material orientation  
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the same as that of BON orientation in each part as shown in Figure 6.7. In other 



















(original coordinate used to get the
equivalent material properties)  
Figure 6.7 Material orientation of equivalent layer for case 7 
 
Due to obvious difference between BON and straight solder column structure, the 
detailed global model of BON2 with orientation for case 7 has to be done as a 
benchmark to compare. Here BON2 with orientation for case 7 is chosen due to its 
best thermal fatigue performance [42]. The maximum von Mises stress and 
displacements in three directions are checked. The comparisons between detailed 
model and HL model are shown in Table 6.3 and Figures 6.8 to 6.11. As the detailed 
model is too time consuming, only 0.5ms simulation time is used. The difference of 
mesh size in global model and submodel can be seen in Figure 6.12.  
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61,872 4,004 404.23 N.A. 
HL model 11,184 632 401.20 0.75% 
 





























Figure 6.8 Von Mises stress comparison in critical area of BON2 between detailed 
and HL models 
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Figure 6.9 Relative displacement of corner BON in X - direction 
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Figure 6.10 Relative displacement of corner BON in Y - direction 
 
M.Eng Dissertation         Chapter 6: Modeling the drop impact response of BON 
 78
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6.86%
 
Figure 6.11 Relative displacement of corner BON in Z - direction 
 
 
Figure 6.12 Mesh size in global and submodel of BON2 
Submodeling technique 
Global model: coarse mesh Submodel: fine mesh 
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In Table 6.3, computational time of HL model has been reduced to one sixth. 
Although the discrepancy is a little bigger than SSC structural (0.11%), considering 
its structural non – linear response, it is also acceptable. So the equivalent model in 
Chapter 4 can be used for BON structure. From Figures 6.9 to 6.10, relative big 
discrepancies are observed in displacements of X - and Y - directions. However, the 
von Mises stress in Figure 6.8 obtained from submodeling still maintains high 
accuracy. A proper explanation is that relative displacement in Z - direction, which is 
more accurate than X - and Y - directions, is the main driver variable in the 
submodeling for drop impact problem. 
 
6.4 Optimization of BON interconnects 
The BON optimization includes two parts. One is structural optimization, and the other 
is orientation optimization. In this research work, three BONs with seven orientations 
are studied. Firstly, BON2 with 7 orientations are carried out to optimize the BON 
orientation. 
 
Although BON is made of copper nail and solder fillet, much attention is paid on the 
solder fillet only as it is of interest to observe the structural response of the solder 
interconnect. 
 
From simulation results, the critical BON always occurs at the corner of the package, 
which is the same as the straight solder column mentioned in Chapter 3. However, the 
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detail location of critical area in solder fillet alters due to the BON orientation. It can be 
seen in Table 6.4 and Figure 6.13.  
 
Table 6.4 Critical area of solder fillet for each orientation case based on BON2 
simulations 
 Case 2 Case 6 Case 7 Case 3 Case 5 Case 1 Case4 
Critical 
area See Figure 6.13 (a) See Figure 6.13 (b) See Figure 6.13 (c) 
 
 
Figure 6.13 Critical area of solder fillet in BON2 
 
The stress level for each BON orientation is shown in Figure 6.14. Case 4 induces the 
lowest stress level, while case 1 induces the highest stress level, twice more than that of 
case 4. It is different from the results of thermal cycle test, where case 7 is the best 
orientation to use and has the longest fatigue life. Arising from the orientation of the 
BON for case 4 and case 6, the total stiffness of these layers are much lower than that 
for case 1 and case 7. Moreover, the compliance can match the difference of bending 
curvature between substrate and package. Therefore, cases 4 and 6 have better robust 
performance during drop impact test. 
Critical area Critical area Critical area 
(a) (b) (c) 
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Figure 6.14 Stress level of each orientation based on BON2 simulation 
 
Based on the above results, three BONs – BON1, BON2 and BON3 in case 4 
orientation are studied by simulation. It is found that BON1 has the lowest stress level 
as shown in Figure 6.15. A plausible explanation is that for BON2 and BON3, the 
stiffness in Z - direction is too weak to sustain a relatively large deformation. 
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Figure 6.15 Three BONs’ stress level in orientation 4 
 
6.5 Conclusions 
HL model has been successfully used in the simulation of BON interconnects in the 
drop impact problem. In the meantime, the optimizations of BON orientation and 
structure are carried out, and it is found that BON1 structure with orientation 4 is the 
most suitable orientation for use in electronic package to better drop impact sustain.  
 
6.6 Comparisons between SSC and BON structures 
From equivalent material properties of equivalent layer in Chapter 5 (Table 5.2) and 
Chapter 6 (Table 6.2), it is obvious that the SSC structure is much stiffer than BON 
structure. In addition, the lowest stress level of SSC (SSC2: 338.66MPa) is much 
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higher than that of the worst performing BON structure (BON2: 219.45MPa) after 
BON orientation is optimized. However, before BON orientation optimization, the 
stress level of SSC and BON are almost the same. Therefore, optimization of BON 
orientation is very important and necessary. Unfortunately, SSC structure is 
axisymmetric, no orientation optimization can be done to reduce the stiffness for the 
whole interconnect layer. 
 
From a general view, the compliant structure (BON) is better than stiff structure (SSC), 
and the BON will have even better performance when its orientation makes the whole 
interconnect layer more compliant. However, it is not the case between each structure. 
In SSC structure, SSC2 has the lowest stress level while SSC4 is most compliant. On 
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Chapter 7: Conclusions 
 
ABAQUS / Explicit is suitable for the simulation of electronic packages under board 
level drop test. Submodeling technique is used as it can reduce the model size and 
computational time. 
 
PCB bending curvature can be used to predict the location of critical interconnects 
efficiently. Peeling stress is the most important stress component to consider during 
drop impact. In addition, when PCB bends to its maximum deflection, the stress level 
in the interconnect also increase to its maximum value. Also, the stress level of the 
critical interconnect becomes higher when package size becomes larger, when PCB 
becomes thicker, or when drop height is increased. It is also found that the 4 – screw 
mounting configuration gives the most acceptable stress states in the interconnects in 
this study. 
 
The equivalent layer model has been proven to be a successful model to be used in the 
simulation of SSC and BON interconnects. In particular, this model has high accuracy 
and low computational requirements. 
 
By optimizing the SSC and BON structure and layout, their stress level can be 
dramatically reduced. For example, SSC2 and BON1 with orientation 4 are most 
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suited for use in electronic packages under drop impact based on the simulation 
results obtained.  
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Appendix A: Material properties used in the computational 
simulation 
 









PCB (FR4) 24,100 0.39 2,000 
Chip 





34,000 0.363 8,410 




M.Eng Dissertation                                           Appendix B 
 94
Appendix B: Thickness and Young’s modulus of upper and 
lower layer in three - point bend test 
 
In theory, although arbitrary thickness and Young’s modulus can be used, in practice, 
the actual value has to be carefully chosen. In this appendix, the optimum Young’s 
modulus and layer thickness are determined via a series of simulations. 
 
B.1 Introduction to three - point bend test 
Figure B.1 shows the traditional three – point bend test, and it can be used to determine 
the in - plane Young’s modulus of a plate [47]. However, the interconnect layer is 
discrete, so three - point bend test cannot be performed directly, and it is necessary to 
make improvements to enhance this test. Figure B.2 shows the illustration of the 
enhanced three – point bend test. The main difference is that the new bend test has two 




layer after deflection  
Figure B.1 Three - point bend test 
 
 







Figure B.2 Enhanced three – point bend test 
 
B.2 Thickness and Young’s modulus of upper and lower layer 
Normally, the test can be done by experiment. If experiment is not possible, the 
simulation can be performed. Here, the purpose is to obtain the optimum Young’s 
modulus and thickness of the upper and lower layer, so the test layer is still model as a 
continual layer to make the comparison easier to carry out. Young’s modulus 
5,580MPa is used in the test layer, since this value is the equivalent out-of-plane 
Young’s modulus, which may be closed to the equivalent in – plane Young’s modulus. 
 
In Table B.1, the Young’s modulus in column 5 is what we assumed before simulation, 
and the Young’s modulus in column 6 is what we got from three-point bend test. The 
discrepancy between these two values can be found in column 7. From Table B.1, for 
the three thickness groups (0.1mm, 0.05mm and 0.03mm thickness of upper/lower 
layer), Young’s modulus is changed and it is found that when it equals 500MPa, the 
discrepancy of Young’s modulus in the test layer is smallest. From Table B.2, the 
Young’s modulus of upper/lower layer is kept 500MPa while changing the thickness. It 
is found that when it is 0.04mm thick, the discrepancy of Young’s modulus in test layer 
is smallest. Therefore, the optimum thickness of upper/lower layer is 0.04mm, while 
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optimum Young’s modulus is 500MPa in this research work. If it is too thick or 
Young’s modulus is too high, the upper/lower layer will be too stiff, and the test layer 
cannot be the dominating influence on the resulting deformation. If it is too thin or 
Young’s modulus is too small, the upper/lower layer will be too flexible, and there will 
be large localized deformation in some areas. Both cases will cause the error in the 
calculation of the Young’s modulus in the test layer. 
 
Table B.1 Case study in three – point bend test (1) 
Upper and lower 














Case 1 0.1 3000 0.1 5580 2250 59.68% 
Case 2 0.1 1000 0.1 5580 4505 19.28% 
Case 3 0.1 500 0.1 5580 4789 14.18% 
Case 4 0.1 150 0.1 5580 4690 15.96% 
Case 5 0.05 1000 0.1 5580 5847 4.78% 
Case 6 0.05 500 0.1 5580 5637 1.02% 
Case 7 0.05 100 0.1 5580 5036 9.76% 
Case 8 0.03 1000 0.1 5580 5834 4.54% 
Case 9 0.03 500 0.1 5580 5680 1.78% 
Case 10 0.03 100 0.1 5580 5164 7.47% 
 
Table B.2 Case study in three – point bend test (2) 
Upper and lower 














Case 3 0.10 500 0.1 5580 4789 14.18% 
Case 6 0.05 500 0.1 5580 5637 1.02% 
Case 11 0.04 500 0.1 5580 5632 0.92% 
Case 9 0.03 500 0.1 5580 5680 1.78% 
Case 12 0.02 500 0.1 5580 5689 1.95% 
Case 13 0.01 500 0.1 5580 5706 2.25% 
Case 14 0.04 500 0.1 700 758 8.28% 
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As it is noted in case 14 in Table B.2, the Young’s modulus in column 5 is 700MPa. 
This is the in – plane Young’s modulus of the equivalent layer obtained using 
three-point bend test, while 5580MPa is the out-of-plane Young’s modulus. After we 
get the equivalent in – plane Young’s modulus, it is necessary to use this value to verify 
the optimized upper/lower layer, to see whether they are still reliable. The overall 
Young’s modulus of equivalent layer is between 700MPa and 5580MPa, so the exact 
discrepancy is between 0.92% and 8.28%. It seems that the optimization of upper/lower 
layer is not too sensitive to the test layer, and for convenience, we will use the 
optimized upper/lower layer in this appendix for the whole thesis. 
 
M.Eng Dissertation     Appendix C: Stretched Solder Column geometry prediction 
 98
Appendix C: Stretched Solder Column geometry prediction 
 
Stretched solder column (SSC) geometry is dependent on a variety of factors, 
including solder volume, solder pad diameter and interconnect height. In turn, SSC 
shape will affect both the mechanical and electrical performance of the joint. Hence, 
there has been interest in predicting the shape of SSC under various conditions. 
 
C.1 Assumption 
The simplest model is the truncated sphere model attribute to Goldmann [48]. This 
model assumes the solder joint shape is a truncated sphere. Here, the effect of force 
loading on the molten solder joint is not considered. For identical upper and lower 
solder pads, the SSC upper and bottom surfaces are the same, which have the same 
diameter. In the real process, a fixed solder volume is given to stretch various SSC 
shape. So in this research work, the same solder volume (V = 1.63e-13m3) is used to 
obtain SSC profile of height 100µ m, 120µ m, 150µ m and 200µ m. 
 
C.2 SSC geometry calculation 
In Figure C.1, height H is chosen and upper (or bottom) face diameter is fixed and is 
the same as solder pad diameter (2a = 50µ m). So if R or r can be calculated, then the 
whole SSC geometry can be known. 
 
 











Figure C.1 The profile of SSC geometry 
 
From Figure C.1, it is easy to find this relation between R and r: 
R2 = (H/2)2 + (R + r – a)2                                  (C.1) 
In addition, from volume V, another equation can be proposed: 
∫− −−+= 2/ 2/ 222 )(HH dzzRrRV π                         (C.2) 
In equation (C.1) and (C.2), only R and r are unknown, and two equations are sufficient 
to calculate them out. Software Mathematica 4.0 is used to obtain the numerical 
solution. The various parameters obtained are listed in Table C.1. It is exactly the same 
value as Chng’s SSC parameters [42], which was obtained from the force – based 
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Table C.1 Parameters of predicted SSC profiles 
 H (µ m) R (µ m) r (µ m) 
SSC1 100 373.4 21.6 
SSC2 120 283.3 18.6 
SSC3 150 288.5 15.1 
SSC4 200 361.2 10.9 
 
 
Figure C.2 The geometry outline of various SSC 
 
SSC1 
H = 100µ m 
SSC2 
H = 120µ m 
SSC3 
H = 150µ m 
SSC4 
H = 200µ m 
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Appendix D: Plan views of seven BON orientations 
 




(a) Case 1 
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(b) Case 2 
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(c) Case 3 
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(d) Case 4 
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(e) Case 5 
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(f) Case 6 
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(g) Case 7 
 
Figure D.1 Plan views of BON2 orientations 
